

2/PATS

PCT/SE00/011341

## 1

In view of said comparatively high power consumption it is the object of the invention to lower this for gas-sensitive field-effect (GasFETs) devices.

20 The object of the invention is solved by means of a design and fabrication methodology for micro-machined semiconductor devices comprising "hotplate devices", which makes it possible to combine micro-machining processing with the integration on the hotplate of active microelectronic chemical sensors exposed to the ambient. The device includes a support substrate, a membrane extending over a well in the substrate, and a semiconductor island attached to the  
25 membrane and isolated thermally, from the support substrate. The semiconductor island serves as a substrate for the integration of microelectronic chemical sensors, which are exposed to the ambient for instance through a hole in the membrane. The device may include also other active microelectronic components, e.g., circuits for control and sensing, which may be protected by the membrane if required. By including an electric heater and a temperature sensor in the island, a  
30 micro-hotplate chemical sensor device is obtained that can be heated under temperature control using very low power. The most important advantage of the disclosed device as compared to traditional devices is that any active microelectronic chemical sensor can be integrated in the hotplate, while still being exposed to the ambient gas or liquid surrounding the device. With the

WO 00/75649

PCT/SE00/01134

2

disclosed device, it becomes possible to utilize chemical sensors based on the so-called field-effect detection mechanism. Field-effect gas sensors have proven to be very useful in many applications, either as single sensors, as arrays consisting of several sensors, or in combination with one or several sensors that utilize a different detection mechanism. By utilizing the disclosed device, it becomes possible to make low-power field-effect gas sensors and sensor arrays. Due to the low thermal mass of the disclosed micro-hotplate devices, the operating temperature of the field-effect gas sensors can be pulsed or varied swiftly in some other way and sensors integrated in the same micro hotplate can be operated at different temperatures. Arrays of multiple sensors can be integrated on the disclosed micro-hotplate together with individual circuits for control and sensing, allowing an independent operation of each individual sensor. Also heating to operating temperatures can be very quick, almost instantaneous. The resulting devices are, e.g., suitable for applications in automobiles, portable gas-sensor instruments, and for on-line measurements using distributed sensor systems.

## 15 EMBODIMENT

Further advantages and developments of the invention are apparent from the claims as well as from the following description of an embodiment with reference to the Fig 1 in the drawings. depicting a cross section of an embodiment of the invention, it should be noted that the cross section is very much enlarged and not to scale since the dimensions in the vertical direction (as viewed) is enlarged many times more than the horizontal direction for improved illustration. Fig 2 shows a similar device somewhat simplified and fabricated in accordance with claim 13. Fig 3 illustrates yet another way to fabricate a micro-hotplate, this time in accordance with claim 15. In fig 4 a micro-hotplate made in accordance with claim 16 is shown. Fig. 5 is a cross section of a device similar to fig 1, but where the sensor is contactable by for instance ambient gas in a more direct manner.

### Sensor chip

The MOSFETs array gas sensor realized (fig. 1) has been designed in the aim of reducing the source and drain leakage currents and the power consumption of this type of gas sensors. Each device consists of 4 GasFETs, a temperature sensor (diode) and a heater. The actual chip size is  $4.0 \times 4.0 \text{ mm}^2$ .

WO 00/75649

PCT/SE00/01134

3

**Electronic components**

The heater is a semiconducting resistor, which is made during the p-well implantation of the MOSFET fabrication process. The transistors (NMOS) and the diode temperature sensor are made in a single diffusion step of doping atoms from CVD oxide films. Arrays with 4 medium or small MOSFETs have been designed respectively with a channel length of 13.0 and 5.0  $\mu\text{m}$ . The fabrication of NMOS transistors in a p-well technology allows to drive them separately. Their source/drain leakage currents have been limited by minimizing the p-n junction surface at the source and the drain regions. Therefor, the metal / semiconductor contacts are directly taken on the source and the drain just beside the gate. GasFETs operate with their drain and gate connected together with a constant current bias between the source and the drain. In this design, the drain and gate were not connected together to allow more flexibility during the characterization of the MOSFETs electrical properties.

**Power consumption**

The thermal mass and therefore the power consumption of the sensor are minimized by the design. The GasFETs, the heater and the diode are located in a silicon island isolated from the chip frame by a dielectric membrane. The membrane is made of LPCVD low-stress silicon nitride. A PECVD silicon nitride film is used as a passivation layer on the aluminum metallization. The membrane size is  $1.8 \times 1.8 \text{ mm}^2$  and the silicon island area is  $900 \times 900 \mu\text{m}^2$  and 10  $\mu\text{m}$  thick.

**FABRICATION**

Three main parts compose the fabrication process:

1. Fabrication of the doped regions in the silicon to make the electronic components;
2. Gate oxide growth and deposition of the membrane, the metallization, and passivation films; and
3. Release of the membrane and the formation of the silicon island by for instance wt anisotropic etching of silicon.

**Electronic components**

The process starts with the implantation of boron in a 4" silicon substrate (25  $\Omega\text{cm}$ , n type).

**SUBSTITUTE SHEET (RULE 26)**

WO 00/75649

PCT/SE00/01134

4

300  $\mu\text{m}$  thick double face polished) to form the MOSFETs p-well, the p side of the diode and the resistive heater. Also included in this first part is the deposition and patterning of boron and phosphorus doped CVD oxide films and the diffusion of the doping atoms to form the n+ and p+ regions of the electronic devices.

5

#### Membrane, metallization and passivation

The second part starts with the growth of a thermally gate oxide (100 nm) followed by the deposition of a low-stress silicon rich nitride LCPVD film. Then, the gate and contacts are defined in the nitride. The metallization is deposited by e-beam evaporation of aluminum, which is annealed to form ohmic contacts on silicon. A PECVD reactor is used to deposit a silicon nitride passivation layer on the device. After the patterning of the passivation film, thin catalytic metals (CM : Pt, Ir, Pd) are deposited, patterned and annealed. GasFETs with 4 different catalytic metals can be fabricated or one of them can be coated by aluminum and used as a reference. Since the deposition of the CM layers is done prior to the bulk silicon micromachining, a chuck is used in the third and last part of the processing to protect the front side of the wafer during the back side etching of silicon in KOH.

15

#### Silicon bulk micromachining

Firstly, the silicon island is defined and protected by the thermally grown oxide film during the etching of 10  $\mu\text{m}$  of silicon in standard KOH (40% at 60°C) to define the silicon island thickness. Secondly, after the removal of the protective oxide, the silicon is entirely etched by using 52% KOH (solubility limit of KOH in water at room temperature) at 70°C. KOH with a concentration of 52% is used to decrease the etch rate of the (311) planes, forming the side of the silicon island, compared to the etch rate of the (100) plane, which is the plane forming the bottom of the silicon island. The ratio between the etch rates in the direction parallel and perpendicular <100> to the wafer surface is about 1.4 for this specific KOH solution.

25

Despite the fact that the nitride and oxide layers used as membrane are selective to KOH, the release of membrane has to be done with a precise time control of the silicon etching rate to obtain the desired silicon island thickness. Double-face polished wafers with a TTV (Total Thickness Variance) as low as possible are needed since the uniformity of the silicon islands thickness on the entire wafer depends on this parameter.

30

The whole fabrication process includes 50 steps, 15 of which are photolithographies (12 masks). The fabrication process is compatible with the use of different gate insulators as silicon

WO 00/75649

PCT/SE00/01134

5

dioxide ( $\text{SiO}_2$ ), silicon nitride ( $\text{Si}_3\text{N}_4$ ), aluminum oxide ( $\text{Al}_2\text{O}_3$ ) and tantalum oxide ( $\text{Ta}_2\text{O}_5$ ).

## CHARACTERIZATION

5           Electrical characterizations of MOSFETs designed for this low-power device have shown that they are suitable for gas sensing at temperature up to  $225^\circ\text{C}$ . At this maximum operating temperature, a constant current bias of at least  $200\text{ }\mu\text{A}$  is needed between the source and drain (connected to the gate) to avoid the interference of leakage currents. Bulk devices coated with thin CM layers (Ir and Pt) show a good sensitivity to  $\text{H}_2$  and  $\text{NH}_3$  at an operating temperature  
10 of  $140^\circ\text{C}$  (Fig. 4).

The heater resistance value is  $1175\text{ }\Omega \pm 30\%$  and decreases as a function of temperature with the behaviour expected for a semiconductor. Power consumption of the device has been evaluated by using the diode previously calibrated as a function of temperature. A low power consumption of  $80\text{ mW}$  is achieved for an operating temperature of  $175^\circ\text{C}$  for the array of 4  
15 GasFETs compared to  $0.5\text{--}1.0\text{ W}$  for one standard GasFET

The silicon island ensures a uniform temperature distribution all over the active area. The low thermal mass allows the operation of the sensor in a temperature cycling mode, which enhances the power consumption of the device and could influence the selectivity as in resistive gas sensors.

20

## CONCLUSIONS

The design, fabrication and characterization of a low-power consumption MOSFETs array gas sensor have been presented. The sensor consists of a heating resistor, a diode temperature sensor and 4 GasFETs located in a silicon island thermally isolated from the chip frame by a  
25 dielectric membrane. The combination of microelectronics and MEMS (silicon bulk micro-machining) fabrication technologies was used to fabricate these devices. The array of 4 GasFETs has a low-power consumption of  $80\text{ mW}$  at an operating temperature of  $175^\circ\text{C}$ . The silicon island also provides a uniform temperature all over the sensing area. The low thermal mass of the device allows the operation of the sensors in a temperature cycling mode.

30       Even if above and in the drawings the island has been described and shown without semiconductor (for instance) silicon in the membrane connection with the support, the membrane may comprise silicon without loss of thermal isolation. The silicon in the membrane may be thin, shaped as spokes or low-doped or even undoped or combinations thereof rendering the thermal

1000326.022602

'01 11/30 FRE 14:11 FAX 01388102

BERGLUNDS PATB

010

WO 00/75649

PCT/SE00/01134

6

losses through the silicon small.

---

SUBSTITUTE SHEET (RULE 26)